Topographies of integrated circuits

1. Any solution consisting of a three-dimensional arrangement of the elements, however expressed, at least one of which is an active element, and of all or some interconnections in an integrated circuit, shall be considered as a topography of an integrated circuit, hereinafter referred to as a “topography” (Act. Laws of 2013, pos. 1410 -Art. 169).

2. An integrated circuit shall mean any three-dimensional product having one or more layers, composed of elements of semiconducting material forming a continuous layer and of conducting interconnections and insulating spaces, inseparably interconnected, intended to perform electronic functions.

© Politechnika Lubelska Punkt Informacji Patentowej 2021